


# Fig. 1




61a

Fig. 3




Fig. 4





Fig. 5



The diagram illustrates the timing sequence for the 78C55C microcontroller during integration and monitoring. The signals and their states are as follows:

- VAD (Analog Power Source):** High throughout the sequence.
- VDD (Digital Power Source):** High throughout the sequence.
- VREF (Clamp Reference Voltage):** High throughout the sequence.
- VMS (AGC Threshold Voltage):** High throughout the sequence.
- GND:** Low throughout the sequence.
- CP (Master Clock Pulse):** A series of pulses at the top of the diagram.
- IST (Communication Setting Selection Pulse):** A single pulse at the beginning of the sequence.
- RST (Communication CK Pulse):** A single pulse following the IST pulse.
- DATA (Communication Data and Clamp Pulse):** A series of pulses corresponding to the communication data.
- VOUT (Signal Output):** A signal that transitions from high to low during the integration period.
- SP (Digital Output):** A signal that transitions from high to low during the integration period.
- TINT (tint/sout Output Signal Switching at Tint Terminal):** A signal that transitions from high to low during the integration period.
- tint Signal (Integration Termination or Signal):** A signal that transitions from high to low during the integration period.
- sout Signal:** A signal that transitions from high to low during the integration period.

The diagram is divided into several time intervals labeled (a) through (i):

- (a):** Logic Reset Standard Setting (High Speed) Return.
- (b):** Integration Initiation.
- (c):** Integration Initiation Setting.
- (d):** Integration Initiation.
- (e):** Monitor Reset Period.
- (f):** Monitor Signal.
- (g):** All Integration Termination (AND).
- (h):** Integration Termination Or.
- (i):** Integration Termination Or.

Additional labels and annotations include:

- Integration Information Latch:** A label pointing to the integration information latch.
- Integration Information of Each Monitor:** A label pointing to the integration information of each monitor.
- AGC Information of Each Monitor Latched at Ist:** A label pointing to the AGC information of each monitor latched at Ist.
- During Integration=Hi:** A label pointing to the state of the integration signal during integration.
- Integration Terminated=Low:** A label pointing to the state of the integration signal when integration is terminated.
- Hi At Start of Integration:** A label pointing to the state of the integration signal at the start of integration.

# Fig. 7





Fig. 8








Fig. 9

Fig. 10




Fig. 11




Fig. 12




Fig. 13






Fig. 14



# Fig. 15A

Without Correction



# Fig. 15B

With Correction

